# Scalable Architecture for Sub-pJ/b Multi-Tbps Comb-Driven DWDM Silicon Photonic Transceiver

Yuyang Wang<sup>a</sup>, Asher Novick<sup>a</sup>, Robert Parsons<sup>a</sup>, Songli Wang<sup>a</sup>, Kaylx Jang<sup>a</sup>, Aneek James<sup>a</sup>, Maarten Hattink<sup>a</sup>, Vignesh Gopal<sup>a</sup>, Anthony Rizzo<sup>b</sup>, Chia-Pin Chiu<sup>c</sup>, Kaveh Hosseini<sup>c</sup>, Tim Tri Hoang<sup>c</sup>, and Keren Bergman<sup>a</sup>

<sup>a</sup>Columbia University in the City of New York, New York, NY 10027, USA <sup>b</sup>Air Force Research Laboratory Information Directorate, Rome, NY 13441, USA <sup>c</sup>Intel Corporation, Santa Clara, CA 95054, USA

## ABSTRACT

The explosive growth of data-centric artificial intelligence applications calls for the next generation of optical interconnects for future hyperscale data centers and high-performance computing (HPC) systems. To unleash the full potential of dense wavelength-division multiplexing, we present the design and exploration of a novel transceiver architecture based on silicon photonic micro-resonators featuring a broadband Kerr frequency comb source and fabrication-robust (de-)interleaving structures. In contrast to the traditional single-bus architecture, our architecture de-interleaves the comb onto multiple buses before traversing separate banks of cascaded resonant modulators/filters, effectively doubling the channel spacing with each stage of de-interleaving. With a closed-form free spectral range (FSR) engineering technique guiding the micro-resonator design, the architecture is scalable toward hundreds of parallel channels—spanning much wider than the resonator FSRs—with minimal crosstalk penalty and thermal tuning overhead. This unique architecture, designed with co-packageability in mind, thus enables a multi-Tbps aggregated data rate with moderate per-channel data rates, paving the way for sub-pJ/b ultra-high-bandwidth chip-to-chip connectivity in future data centers and HPC systems.

**Keywords:** silicon photonics, optical transceiver, micro-resonator, multi-FSR, even-odd interleaving, dense wavelength-division multiplexing

#### 1. INTRODUCTION

Optical interconnects, compared to traditional electrical ones, provide substantial benefits in terms of bandwidth capacity, energy efficiency, and propagation latency.<sup>1</sup> With continuous evolution of nanophotonic technologies over the past few decades, the adoption of optical interconnects have gradually unrolled from the long-reach telecom to the short-reach datacom regime to accommodate the expansion of network data volume.<sup>2</sup> In recent years, the explosive growth of data-centric artificial intelligence (AI) applications has sparked research emphases on improving computational capabilities through aggressive hardware parallelism and specialization, which further shifts the performance bottleneck of parallel computing infrastructures from computation toward communication.<sup>3</sup> For avoiding data-starved computation nodes, recently reported bandwidth requirements for data centers and high-performance computing (HPC) systems running AI workloads have exceeded hundreds of Gbps,<sup>4</sup> a data rate at which traditional electrical interconnects become uneconomical even for short distances at intra-rack, intra-cabinet, and chip-to-chip scales.<sup>5</sup> As a promising enabler of the next-generation optical interconnects for alleviating this communication bottleneck,<sup>6</sup> silicon photonics (SiPh) have demonstrated remarkable scalability and cost-effectiveness by supporting dense wavelength-division multiplexing (DWDM) through a fabrication process compatible with standard complementary metal-oxide-semiconductor (CMOS).<sup>7-9</sup> Notably, recent advances in optical frequency comb sources<sup>10,11</sup> and SiPh micro-resonators<sup>12-15</sup> have facilitated investigations of DWDM link architectures based on cascaded micro-resonators from both academia and industry.<sup>16–19</sup> Co-packaged SiPh optical input/output (I/O)—leveraging a tighter integration of these link architectures with their electrical driving

Further author information: (Send correspondence to Y.W.)

Y.W.: E-mail: yw3831@columbia.edu

circuitry and payload integrated circuits (ICs)—have also demonstrated great potential for achieving manifolded energy efficiency and bandwidth density compared to the traditional pluggable optical I/O.<sup>20-22</sup>

CMOS-compatible micro-resonator-based Kerr frequency combs in the silicon nitride  $(Si_3N_4)$  platform have demonstrated the ability to generate hundreds of evenly-spaced low-noise wavelength channels from a single continuous-wave (CW) laser source in a compact footprint.<sup>23,24</sup> In particular,  $Si_3N_4$  Kerr combs operating in the normal group velocity dispersion (GVD) regime are of growing interest to DWDM applications due to their better conversion efficiency, power per line, and spectral flatness compared to soliton Kerr combs operating in the anomalous GVD regime.<sup>25–29</sup> To unleash the full potential of DWDM through this massively parallel wavelength scaling, a fundamental limitation of the traditional link architecture based on a single bus of cascaded micro-resonators must be overcome, namely the limited free spectral range (FSR) of the resonators. Specifically, the usable bandwidth of a traditional single-bus link is upper bounded by the resonator FSR—physically limited by the minimum resonator radius<sup>15</sup> and much smaller than the spectral bandwidth of state-of-the-art frequency comb implementations<sup>29</sup>—while packing more channels into a single FSR risks introducing excessive crosstalk penalties due to reduced channel spacing.<sup>30</sup> To this end, multi-FSR channel arrangement schemes have been proposed, which circumvents the channel count limit through the use of de-interleaved channels on multiple buses of cascaded micro-resonators and a novel FSR engineering technique that minimizes the crosstalk from resonance aliases, opening the possibility of future ultra-broadband optical interconnects with Pbps-class package escape bandwidth.<sup>31</sup>

In this work, we present the practical design and exploration of a SiPh micro-resonator–based DWDM optical transceiver with scalability and co-packageability in mind, targeting over 1 Tbps/fiber data transmission with a chip shoreline bandwidth density of over 2 Tbps/mm and a sub-pJ/b energy consumption. The transceiver features a scalable architecture that takes full advantage of the massive channel parallelism provided by the Kerr frequency comb with the novel use of fabrication-robust (de-)interleavers achieving even-odd channel interleaving and compact micro-resonators working in the multi-FSR regime guided by a closed-form FSR engineering technique. The architecture demonstrated thus provides a feasible pathway for ultra–energy-efficient multi-Tbps chip-to-chip connectivity with hundreds of wavelength channels for future data centers and HPC systems.

## 2. SCALABLE TRANSCEIVER ARCHITECTURE

Comb-driven micro-resonator-based DWDM has become more favorable to short-reach datacom applications in terms of its compact footprint and better energy efficiency,<sup>32,33</sup> compared to alternative architectures employing arrays of CW lasers<sup>34</sup> and/or non-resonant modulators/filters requiring dedicated (de-)multiplexing structures.<sup>35</sup> A widely recognized architecture features a single bus of cascaded micro-resonators with varying radii to modulate/filter distinct wavelength channels while appearing nearly transparent to other channels on the bus.<sup>17</sup> However, this traditional single-bus architecture hits restrictions on further up-scaling when the comb bandwidth exceeds the resonator FSR. Specifically, since the resonance dips of a resonator exhibits periodicity at every integer multiple of its FSR, these unwanted resonances (resonance aliases) could overlap with non-target comb lines and result in severe crosstalk. Meanwhile, packing more channels into a single FSR risks introducing excessive inter-modulation crosstalk due reduced channel spacing, with experiments showing  $< 100 \,\mathrm{GHz}$  channel spacing infeasible.<sup>30</sup> While micro-resonators with larger FSRs have been demonstrated by using smaller radii,  $^{36-38}$  it is unsustainable as a solution to massive wavelength scaling due to physical limitations on the micro-resonator size and accompanying design/manufacturing complexities regarding integrated heaters, radio frequency (RF) contacts, as well as electrical parasitic and process variation containment. An alternative approach, a.k.a. band interleaving, divides the incoming comb lines into sub-bands narrower than the resonator FSR.<sup>31</sup> However, this approach faces device-level design challenges achieving sharp pass-band roll-off, crosstalk suppression, and tunability, and thus is pending on the maturity of design and fabrication of novel devices such as on-chip dichroic filters<sup>39,40</sup> and contra-directional couplers.<sup>41,42</sup> In these cases, we present a novel architecture for Kerr comb-driven microresonator-based DWDM transceivers with two hallmark features that address the scalability restrictions from two orthogonal dimensions, namely 1) even-odd channel interleaving, and 2) multi-FSR channel arrangement, allowing the use of denser comb lines with a total spectral bandwidth much wider than the resonator FSRs.

#### 2.1 Even-Odd Channel Interleaving

Even-odd channel interleaving subdivides the incoming comb lines alternately into "even" and "odd" groups before traversing separate banks of cascaded micro-resonators.<sup>31</sup> Assuming a (de-)interleaver FSR twice the channel spacing of the comb and perfect alignment between the (de-)interleaver pass/stop-bands and the comb lines, each stage of de-interleaving effectively doubles the spacing and halves the number of the output channels seen on each bus. To better tolerate the spectral misalignment in practice due to silicon waveguide GVD and fabrication process variations, broadband (de-)interleaving structures based on modified Mach–Zehnder interferometers (MZIs), such as ring-assisted MZIs (RAMZIs) or MZI-lattice filters,<sup>43–47</sup> have been proposed to provide a flat-top response in the pass- and stop-bands. The resulting relaxation of crosstalk and insertion loss (IL) constraints on each bus thus allows the use of comb sources with a smaller channel spacing, e.g.,  $\leq 100$  GHz, for achieving denser wavelength-division multiplexing at the system level while maintaining device-level design constraints of an effectively larger channel spacing for sophisticated devices like the micro-resonators.

Fig. 1a illustrates the scalable transceiver architecture based on even-odd channel interleaving,<sup>31</sup> featuring two stages of (de-)interleaving. The link is designed to be driven by a  $Si_3N_4$  dual-ring normal GVD Kerr comb due to



Figure 1. (a) Scalable transceiver architecture with even-odd channel interleaving, where each stage of de-interleaving effectively doubles the channel spacing while nearly preserving the total comb bandwidth on each bus.<sup>31</sup> Multi-FSR channel arrangement is required for fully utilizing the comb spectral bandwidth on each bus with a moderate resonator FSR. (b) An exemplar multi-FSR arrangement plotted for a single bus with S = 3 and  $\mathcal{F} = 7$  [Eqs. (1a) and (1b)] showing the placement of resonance aliases (dashed) in between channels ensured by the co-prime rule.<sup>31</sup> (c) A valid multi-FSR arrangement plotted for all four buses of the above transceiver architecture with S = 2 and  $\mathcal{F} = 17$ , allowing at most 17 channels on each bus with a 25.69 nm resonator FSR. Asterisks (primes) denote the aliases to the blue (red) end of the nominal resonance.

its high conversion efficiency and power per line, as well as its relative spectral uniformity.<sup>29</sup> At the transmitter (Tx) side, two stages of even-odd de-interleavers based on RAMZIs (Sec. 3.1) subdivide the comb into four groups, each traversing a separate bank of cascaded micro-resonator modulators (Sec. 3.2). The modulated comb is then recombined by two stages of RAMZI-based interleavers into a single fiber output. Similarly, at the receiver (Rx) side, the modulated comb is de-interleaved onto respective banks of cascaded micro-resonator filters (Sec. 3.2) that drop each channel onto a photodetector (PD) for sensing. Assuming a comb channel spacing of 100 GHz, with 16 micro-resonator modulators/filters placed 400 GHz apart on each bus, the transceiver can effectively perform 64-channel DWDM targeting a 1.024 Tbps/fiber bandwidth capacity at a moderate data rate of 16 Gbps/channel.

#### 2.2 Multi-FSR Channel Arrangement

Since the de-interleaved even and odd groups of comb lines nearly preserve the spectral bandwidth of the original comb, it is challenging, if not infeasible, to design micro-resonators with an FSR greater than the comb bandwidth due to a prohibitively small physical dimension that raises manufacturability and bend loss concerns.<sup>15</sup> To this end, the resonator FSR must be carefully chosen to prevent resonance aliases from overlapping with non-target comb lines. A multi-FSR channel arrangement scheme thus aims to put resonance aliases in between the modulated channels while maintaining an adequate spacing between each channel and its nearest aggressor for crosstalk minimization. To mathematically formulate the problem of finding a valid multi-FSR channel arrangement, we define the following two auxiliary variables:<sup>31</sup>

$$\int S = \frac{\Delta_{\rm ch}}{\Delta_{\rm agg}},\tag{1a}$$

$$\int \mathcal{F} = \frac{\text{FSR}}{\Delta_{\text{agg}}},\tag{1b}$$

where  $\Delta_{ch}$  is the effective channel spacing on each bus after de-interleaving,  $\Delta_{agg}$  is the reduced spacing between a channel and its nearest aggressor alias, and FSR is the resonator free spectral range (Fig. 1b). The quantities  $\mathcal{S}$ and  $\mathcal{F}$  represent the channel spacing and the resonator FSR normalized to the aggressor spacing. For a given comb design, the number of de-interleaver stages determines  $\Delta_{\rm ch}$ . Then, to find a valid resonator FSR, one would need to find a proper pair of integers for S and F satisfying Eqs. (1a) and (1b) under the constraint of  $\Delta_{agg}$ being adequately large to minimize crosstalk. It has been shown that a valid multi-FSR solution occurs when the following two conditions are simultaneously met: 1)  $\mathcal{S}$  and  $\mathcal{F}$  are co-prime integers, i.e., having no common factors other than 1, and 2)  $\mathcal{F}$  is greater than or equal to  $N_{\rm ch}$ , the desired number of channels on each bus.<sup>31</sup> Fig. 1b shows an example for S = 3 and  $\mathcal{F} = N_{ch} = 7$ , allowing at most 7 resonators placed on each bus while reducing the aggressor spacing to one third of the channel spacing. While a smaller  $\mathcal{S}$  is more favorable in terms of yielding a larger  $\Delta_{\text{agg}}$ , it requires a larger resonator FSR for the same  $\mathcal{F}$  which is lower bounded by the desired number of channels on each bus. S = 1 falls back to the single-FSR regime, requiring a resonator FSR greater than the total spectral bandwidth of the channels. Meanwhile, a larger  $\mathcal{F}$  (co-prime with  $\mathcal{S}$ ) allows for more channels on each bus without reducing  $\Delta_{agg}$ . Therefore, for the 4×16 transceiver architecture illustrated in Fig. 1a, a valid multi-FSR channel arrangement is found to be  $\mathcal{S}=2$  and  $\mathcal{F}=17$ , as illustrated Fig. 1c, allowing at most 17 channels on each bus with the use of a moderate 25.69 nm FSR, which is well within a reasonable design space of micro-resonator-based modulators and filters.<sup>48</sup> The resulting aggressor spacing is approximately 200 GHz for an assumed 100 GHz comb after two stages of de-interleaving, at which the crosstalk penalty have been shown negligible in previous studies.<sup>30,49</sup> Alternative solutions such as S = 2 and  $\mathcal{F} = 19$  can also be achieved with a slightly larger resonator FSR, legally supporting more channels and granting greater flexibility in the channel allocation of the 16 resonators on each bus, leveraging either a priori knowledge of the comb spectral shape or post-fabrication reconfiguration through thermal tuning. A more in-depth exploration of the multi-FSR design space is provided in a separate work.<sup>31</sup>

#### 3. ENABLING DEVICES AND COMPONENTS

This scalable transceiver architecture is only realizable through the integration of its constituent devices, each of which requiring both independent and co-dependent design optimizations. One critical parameter that must be designed around is the channel spacing of the comb source driving the link. As mentioned, the proposed transceiver architecture relies upon dual-ring normal GVD comb sources,<sup>29</sup> as illustrated in Fig. 1a, due to their high conversion efficiency and power per line, as well as their relative spectral uniformity. These sources can provide dozens of DWDM carriers across a broad spectrum and at an inherently fixed channel spacing in the frequency domain. The first device-level design challenge is then to operate uniformly across such a broad optical bandwidth, so as to minimally impact the performance of channels near the edge of the optical band. For passive devices and subcomponents, such as fiber couplers and power splitters, this obstacle is simply a question of optimizing physical device geometries for uniform and broadband spectral performance.

Passive optical device and subcomponent design can be subject to well established numerical optimization techniques, for example, metaheuristics like particle swarm optimization (PSO), genetic algorithm, and simulated annealing;<sup>52</sup> bayesian optimization;<sup>53</sup> as well as inverse design (ID) algorithms.<sup>54</sup> PSO can be used to design compact, broadband, and low-error multi-mode interferometers (MMIs),<sup>55</sup> an example of such an MMI is



Figure 2. Microscope images of fabricated SiPh (a) PSO-generated  $2 \times 2$  MMI and (b) ID-generated  $1 \times 2$  Y-splitter. Each employs a series of numerical simulations to solve for a set of vertices along the device length and form the polygon via cubic interpolation between the solved points.



Figure 3. (a) Schematic of a single-ring RAMZI. The MZI FSR is determined by  $\Delta L_{MZI}$  on the lower arm and the band flattening and sharpened roll-off occur when the ring resonances are aligned with every 3 dB crossing of the MZI, so the ring FSR, determined by  $L_{ring}$ , must be half the MZI FSR.<sup>47</sup> (b) SEM image of a bent directional coupler for broadband, compact, and low-loss asymmetric coupling between the MZI arm and the ring.<sup>50</sup> For flat single-ring RAMZI pass-bands, the optimal E-field coupling coefficient into the ring should be  $k \approx 0.92$ . (c) Microscope image of a low-loss and efficient doped silicon thermo-optic phase shifter,<sup>51</sup> embedded in the ring and MZI arms to allow for post fabrication compensation to align the MZI fringes and ring resonances. Exemplar transmission spectra of (d) an ideal single-ring RAMZI, showing as much as 70% of the pass-band within 0.1 dB of peak transmission, and (e) an equivalent MZI (k = 0), showing only 18% of the pass band within 0.1 dB of peak transmission.

shown in Fig. 2a. ID-based design, either topological or parametric, has resulted in edge coupler and Y-splitter geometries with demonstrated low-loss and ultra-broadband performance,<sup>56,57</sup> an example given in Fig. 2b. For the proposed architecture, we use these algorithmically optimized devices to construct more complex compound interferometric devices, utilizing the inherent wavelength-selectivity of the combined structures to perform critical multiplexing and de-multiplexing operations. We also propose using edge couplers to couple fiber into and out of our transceiver, as they typically boast improved coupling efficiency relative to grating couplers,<sup>56</sup> particularly over the ultra-broadband optical spectrum that our DWDM system requires.

#### 3.1 Even-Odd (De-)Interleavers

As described in Sec. 2.1 and illustrated in Fig. 1a, even-odd (de-)interleavers are required to expand the effective channel spacing to accommodate the resonance aliases present in the multi-FSR channel arrangement of the cascaded resonator arrays. Our architecture uses a modification of the MZI, known as an RAMZI, for the required even-odd (de-)interleaving operation. RAMZIs are ideal for this purpose primarily due to their low-loss and relative tolerance to both FSR mismatch and fabrication variations.<sup>47</sup> They are also mostly composed of the aforementioned passive subcomponents, allowing for extremely efficient and modular implementation, as shown in Figs. 3a and 3b. A key subcomponent is the thermal phase shifter, as shown in Fig. 3c, which is critical for compensating both static (fabrication) and dynamic (environmental) phase errors that might otherwise malalign the MZI interference fringes from the design target.<sup>47</sup>

The sharpened band roll-off and flattened pass-band transmission allow for a permissible range of FSR mismatch far beyond what would be available with a regular unassisted MZI. As shown in Fig. 3d, a carrier frequency can be  $\pm 0.35 \cdot \Delta \lambda_{\text{pass}}$  displaced from the center of the RAMZI pass-band while still maintaining  $\geq 16 \text{ dB}$  of crosstalk suppression and suffering only 0.1 dB IL. With the same 0.1 dB threshold for IL, the equivalent spectral alignment tolerance for an unassisted MZI is only  $\pm 0.09 \cdot \Delta \lambda_{\text{pass}}$  (Fig. 3e). While similar interleaver pass-band flattening can be achieved using an MZI-lattice finite impulse response filter, for the same order of filter the RAMZI infinite impulse response filter has a more compact footprint, lower loss, steeper roll-off, and is less sensitive to power splitting errors in the constituent devices.<sup>43,44</sup> To address fabrication-induced phase errors that could cause spectrum shift and distribution, automated tuning algorithms have been demonstrated for similar cascaded MZI–based (de-)multiplexers,<sup>46,58</sup> leveraging a tap monitoring PD on either one of the two output buses due to symmetry.

#### 3.2 Cascaded Micro-Resonator Arrays

Resonant modulators and filters allow for wavelength-selective data encoding and decoding in an efficient and compact form factor. Cascading several micro-resonators along a single bus waveguide creates an array where each resonator independently interacts with the co-propagating carrier wavelengths. Microdisk modulators with vertical junction depletion-mode modulation has proven to be an effective choice for modulation, capable



Figure 4. (a) Microscope image of a fabricated SiPh microdisk modulator, with notable features annotated, oxide barrier electrically isolating the doped silicon heater from RF modulation circuitry.<sup>31</sup> (b) Measured DC depletion response of a microdisk modulator with voltage applied across the RF contacts. (c) Detuning wavelength-dependent modulation characteristics extracted from the depletion response, assuming modulation between  $V_{\rm RF} = 0$  V and  $V_{\rm RF} = -1.5$  V for a peak to peak voltage,  $V_{\rm pp} = 1.5$  V.



Figure 5. (a) Microscope image of a fabricated SiPh microdisk filter, with a radius,  $R = 3.5 \,\mu\text{m}$  and the doped silicon integrated heater visible w/o image enhancement. (b) Measured spectra for the same disk design with and without the doped silicon, the conformal coupler phase matched coupling to TE0 and dopings demonstrably suppress higher order modes, effectively increasing the resonator FSR. (c) Measured relationship between nominal disk filter radius and FSR, averaged over the optical S- and C-bands, the **\*** markers denoting measured data points with the dashed line being a good exponential fit.

of supporting per-channel data rates up to 25 Gbps while driven by modest CMOS-compatible voltages and consuming only several fJ/b.<sup>14, 15, 31</sup> In addition to the improved modulation efficiency of the vertical junction, the internal contact scheme and highly confined whispering gallery disk mode allow for a far greater FSR than the alternative single-mode ring constructed out of a ridge waveguide.<sup>15, 31</sup> Fig. 4a shows a custom microdisk modulator fabricated through the American Institute for Manufacturing Integrated Photonics (AIM Photonics),<sup>59</sup> while Figs. 4b and 4c are representative measurement results of the direct current (DC) response and modulation characteristics. Of a particular concern with microdisk modulators, namely the risk of exciting higher order modes, we thus employ a conformal coupling scheme to phase match between the fundamental waveguide and resonator modes.<sup>31</sup> Additionally, contact doping and vias are carefully placed to selectively attenuate the higher order modes, resulting in their resonances suppressed due to under-coupling and a large uncorrupted FSR.

At the receiver, we propose disk filters, despite the ubiquity of single-mode ring filters in existing integrated SiPh DWDM architectures.<sup>36</sup> The same design principles of the modulators to suppress higher order mode resonances applies equally to the disk filter, as demonstrated in Figs. 5a and 5b. The link architecture proposed here is optimized for massively parallel DWDM and energy efficiency, rendering disk filters optimal for de-multiplexing due to their mitigated fabrication variation and increased maximum FSR (Fig. 5c). An additional benefit of employing disk filters is having matched dispersion characteristics between the resonant modulators and filters, reducing the overall design space complexity via symmetry.

## 4. SYSTEM DESIGN AND CONSIDERATIONS

When integrating the various devices and components described in Sec. 3 into a photonic IC (PIC) of the transceiver architecture featured in Fig. 1a, system-level design considerations must be given regarding the PIC aggregated bandwidth and bandwidth density, co-packageability with electronic ICs (EICs) and fiber array units (FAUs), design for testability, as well as proactively accounting for non-idealities in device performance, fabrication processes, and operating environments through architectural design variations.

#### 4.1 PIC Design Overview

We designed a transceiver PIC in a process being co-developed with AIM Photonics, which includes custom vertical junction implants with optimized doping conditions and wafer-scale substrate undercuts for improved thermal tuning efficiency.<sup>31</sup> The PIC floor plan is shown in Fig. 6a. Each PIC consists of four groups of Tx/Rx arrays each targeting a 4.096 Tbps/group data rate. Each group of Tx/Rx array consists of four 1.024 Tbps links featuring the architecture described in Sec. 2.1 and Fig. 1a. For illustration, Fig. 6b highlights one of the four links in Group 3, showing the (de-)interleaving structures and the multi-bus architecture. For EIC co-packageability, the PIC signal pads are placed at a 55 µm pitch and routed with considerations of minimizing the parasitic



Figure 6. Transceiver PIC design overview, where each (a)  $8.10 \text{ mm} \times 8.62 \text{ mm}$  chip consists of four groups of Tx/Rx arrays targeting 4.096 Tbps/group, probable test structures of link subcomponents for pre-packaging monitoring of process variations and screening of KGDs, and edge couplers providing optical I/O. Each (b) 4.096 Tbps transceiver block consists of four 1.024 Tbps links featuring the architecture of Fig. 1a. The Tx/Rx arrays feature (c) electrical pads of a 55 µm pitch for EIC co-packageability and (d) wafer-scale substrate undercuts for improving the thermal tuning efficiency of and reducing the thermal crosstalk between the thermal phase shifters.

resistance and capacitance of RF traces. Fig. 6c shows the pad arrays of the Tx cells as an example. The PDs after the resonator drop-ports provide electrical input to an EIC that aims to lock the resonance wavelengths to their target carriers through closed-loop control. Notable implementations of such EICs with different control logics have been reported leveraging the drop-port PD signal.<sup>60–64</sup> The PIC pads will be µ-bumped after fabrication and ready for flip-chip bonding with the EIC driver chip designed accordingly, an approach demonstrated feasible in past works.<sup>65,66</sup> Wafer-scale substrate undercuts are placed near the resonant modulators/filters as well as the interleavers (Fig. 6d) for improving the thermal tuning efficiency of and reducing the thermal crosstalk between the thermal phase shifters.<sup>67,68</sup> The edge coupler array is placed at a 127 µm pitch along a single side of the PIC for optical I/O, including four pairs of loopbacks (Fig. 6a) for FAU alignment. Between the edge couplers and the (de-)interleavers is a keep-out zone (KOZ) reserved for packaging. However, grating-coupled probeable test structures of the link subcomponents are placed in the KOZ (Fig. 6a) and can be accessed before packaging for identifying known good dies (KGDs) and providing qualitative insights on link performance and yield. Finally, a 16.384 Tbps aggregated bandwidth is able to escape from a single 8.10 mm side of the PIC, resulting in a shoreline bandwidth density of 2.023 Tbps/mm at 1.024 Tbps/fiber.

## 4.2 Practical Design Considerations

Non-idealities must be accounted for in the detailed transceiver design, whether they are borne from imperfect fabrication processes, dynamic operating environments, or non-ideal comb sources.

## 4.2.1 Process and Thermal Variation Awareness

The first system-level design consideration is given to the process and thermal variations present in PIC fabrication and operation, which could cause spatially and/or temporally varying device performance. As shown in Fig. 6a, by having grating-coupled probable test structures in the region between the edge couplers and the (de-)interleavers, it is possible to qualitatively predict the performance and yield of the fabricated links at the wafer scale, notably before expensive and time-consuming dicing and packaging processes. This is achieved by placing exact copies of the link subcomponents, e.g., micro-resonator arrays and multi-stage (de-)interleavers, in the KOZ, an area otherwise reserved for packaging. While probing the p-bumped devices within the transceiver links would likely degrade the quality and yield of the flip-chip bonding process, we are able to directly probe the dedicated



Figure 7. Characterization of fabrication robustness, where (a) eight representative reticles containing MZI and disk resonator test structures were measured on a custom 300 mm wafer; (b) the MZI interference fringes were used to extract the group index,  $n_{\rm g}$ , of each individual waveguide width; (c) calculated  $\sigma_{n_{\rm g}}$  at 1550 nm for six waveguide widths (asterisks) and curve fitting confirm measured reduction of process variations for wider waveguides;<sup>75</sup> (d) transmission spectra of microdisk filters of each individual design measured across eight reticles quantifies the process variation of the design; (e)  $1\sigma$  of resonance locations decreases with larger disk radius, indicating greater fabrication robustness, yet inversely related to the thermal tuning efficiency; and (f) average thermal tuning power per disk is calculated from the measured variations and tuning efficiencies, assuming a  $3\sigma$  design offset relative to the target resonance location. Designing for a wavelength  $3\sigma$  lower than the target allows for ~ 99.7% of the fabricated disks to be tuned to the correct carriers assuming a normal distribution.<sup>76</sup>

test structures whose key performance metrics—including their sensitivity to process variations and thermal fluctuations—are closely correlated to their corresponding intra-link counterparts due to spacial proximity.<sup>69, 70</sup> In addition to enabling this post-fabrication and pre-packaging qualitative analysis, we also incorporated a number of variation-aware design choices at both device and system levels for maximizing the likelihood of the proposed architecture resulting in the greatest possible performance and yield despite being subject to wafer-scale process variations and runtime thermal fluctuations.

**Process variation mitigation** At the device level, we leverage the principles of fabrication-robust multi-mode waveguides<sup>71</sup> to construct the RAMZIs almost entirely using adiabatic Euler bends to maintain single-mode operation and reduce the impact of etch bias and sidewall roughness.<sup>72–74</sup> The improved fabrication stationarity directly and positively impacts both expected yield and thermal tuning requirements by reducing the uncertainty in waveguide group index,  $n_g$  (Fig. 7c).<sup>75</sup> This enables that the assistive ring resonances and the MZI fringes both appear where expected and align with one another in the RAMZI devices with significantly reduced tuning effort.

We achieve a similar gain in robustness to fabrication errors using multi-mode disk modulators and filters in the transceiver instead of single-mode rings (Fig. 7e). In terms of waveguide geometric parameters subject to process variations, single-mode ring waveguides have three axes of possible perturbation—height, outer sidewall, and inner sidewall—compared to the two axes present in disks—only height and outer sidewall. Furthermore, the fundamental TE0 mode of a disk resonator is intrinsically more resilient to fabrication variations along the outer sidewall due to its improved confinement.<sup>14, 31</sup> For example, we observed variations of  $1\sigma_{ring} \approx 1.1$  nm in resonance locations across a quarter of a 300 mm wafer for a single-mode ring, as opposed to the variations of  $1\sigma_{disk} \approx 0.44$  nm for a disk resonator with the same FSR  $\approx 40$  nm.<sup>77</sup>

**Thermal variation tolerance** At the system level, we leverage a barrel-shifted channel alignment scheme to account for potential in-package temperature elevation and fluctuations. Depending on the package thermal dissipation mechanism and the runtime workload of the co-packaged EIC, information regarding the PIC operating



Figure 8. (a) Illustration of the barrel-shifted channel alignment scheme for reducing the total thermal tuning required at elevated temperatures, the case for one bus with 16 resonators shown. (b) Simulated heatmaps of the worst-case (top) and the average (bottom) tuning distance per disk w.r.t. various maximum temperatures and fluctuation ranges. The abrupt changes in tuning distance occur when a different channel alignment scheme is required. The heatmaps can provide helpful insights into packaging co-design by identifying desirable temperature ranges (dashed boxes) that the thermal dissipation mechanism should target.

temperature may not be accurate within the PIC design cycle. However, assuming the existence of a long-term maximum temperature and a finite fluctuation range below the maximum, the PIC can remain operable if initialized at or above the maximum temperature and employing a wavelength locking implementation  $^{60-64}$  that keeps track of the channel alignment scheme through thermal tuning once initialized. In this case, it is desirable that the thermal tuning requirement is minimized and well within the capability of the integrated thermal phase shifters for achieving both the initial channel alignment scheme at an elevated temperature and tracking it in the events of thermal fluctuations. Channel shuffling/re-ordering techniques have been proposed for the traditional single-FSR regime, which barrel-shifts the mapping between physical resonators and their target channels for reducing the total tuning distance required.<sup>78,79</sup> In Fig. 8a, we illustrate the case for the multi-FSR regime where resonance aliases exist within the operational optical bandwidth and can be used as acting resonances in a barrel-shifted channel alignment scheme at a higher temperature. To enable this, our custom disk modulators and filters are designed to have broadband couplers and exceptional suppression of higher order modes, resulting in resonance aliases with as good optical characteristics as the nominal ones.<sup>31</sup> By sweeping the anticipated maximum temperature and range of fluctuation in simulation with knowledge of process variation  $\sigma$ s and resonance drift in nm/°C, it is possible to shed light on the desirable temperature range where both the average and the worst-case tuning distance per disk can be well contained, as marked by dashed boxes in Fig. 8b, providing useful information for packaging co-design.

#### 4.2.2 Architectural Design Variations

On account of wavelength-dependent power penalties of the transceiver link, we also present two major architectural design variations, the first meant to address the spectral non-uniformity of the comb source and the second meant to take advantage of the asymmetric design constraints in resonant modulators and filters.

**Nominal+ Resonator Array** The normal GVD comb source that this architecture is designed around is notable for its relative spectral flatness compared to the more common anomalous GVD Kerr soliton comb sources.<sup>29</sup> However, the mode crossing adjacent to the pump wavelength often results in several lines near the center of the spectrum with insufficient power to close the link budget. With the *Nominal* micro-resonator arrays designed to interact with 64 consecutive carrier wavelengths, the channels near the mode crossing will inevitably



Figure 9. Illustration of the Nominal+ resonator array allowing for skipping one resonator per bus without altering the device design, assuming foreknowledge of the comb mode-crossing locations.

suffer, rendering the target aggregated data rate of the transceiver unachievable. Instead, with foreknowledge of the mode-crossing locations, we can opt to effectively skip those wavelengths expected to be problematic at the PIC layout stage. Referring to Fig. 1c where S = 2 and  $\mathcal{F} = 17$ , it is possible to remove up to one resonator from each 17-channel bus and maintain at least 64 operational channels in the link without altering the device design. It is further illustrated in Fig. 9 where a modeled comb with mode-crossing imperfections and one of the four buses shown for clarity. Skipping the low-power central comb lines in favor of the higher-power lines at the spectrum edge comes at the cost of minor increase in the total operational optical bandwidth, but with the exemplar multi-FSR arrangement this *Nominal+* configuration does not significantly strain the bandwidth of the link design since an extra resonator on each bus is already permitted.

Stage-Reduced Receiver As discussed in Sec. 2.2, a multi-FSR arrangement defined by the co-prime integer pair,  $(S, \mathcal{F})$ , is only deemed valid if the derived resonator FSR is manufacturable. For microdisk resonators, the FSR is almost entirely determined by the device radius for a fixed waveguide height. The intrinsic bend loss of a multi-mode resonator is permissive of high-Q resonators with FSRs > 70 nm, corresponding to device radii  $< 2 \,\mu\text{m}^{-80}$  While this is the case with intrinsic passive silicon devices, for RF modulation and efficient thermal tuning, there must be electrical circuitry—comprised of metal traces and vias contacting the heavily doped silicon—to create practical disk modulators, as shown in Fig. 4a. Adding the foundry design rules on top of the said constraints to fit circuitry for both modulation and thermal tuning within the disk radius considerably reduces the maximum device FSR achievable. On the other hand, for disk *filters*, only the thermal tuning circuitry is mandatory, as shown in Fig. 5a, allowing for a more compact device with a larger FSR. As a result of this asymmetry in design constraints, it is possible to utilize disk filters with double the FSR of the corresponding disk modulators, thus halving the number of interleaver stages at the receiver side relative to the transmitter side of the link. Reducing the number of RAMZIs, even only on the receiver end, can potentially reduce broadband IL, simplify control complexity, and increase areal bandwidth density of the overall link.

#### 4.3 Full-Link Simulation and Energy Efficiency Evaluation

We validate the efficacy and performance of the proposed scalable architecture through a comprehensive link model simulation. The link model framework is implemented in Python and Lumerical INTERCONNECT, allowing exceptional device model accuracy and control through co-simulation.<sup>81</sup> We simultaneously simulate all channels across the entire link optical bandwidth to include practical architectural and device design implications, such as the crosstalk, insertion loss, and jitter.

Each constituent device, as described in Sec. 3, is modeled using previously measured characteristics. The Kerr comb laser model uses experimentally measured line powers, along with measured coupling losses to fiber. The (de-)interleavers are modeled for the same structures placed in the layout in Fig. 6b, which were designed using measured transmission spectra of couplers and MMIs. We also integrate accurate component models of both the custom disk modulators and disk filters in the simulation, including dispersion characteristics from extensive finite difference eigenmode (FDE) simulations, experimentally measured depletion response, and measured off-resonance



Figure 10. (a) Schematic of generated Lumerical INTERCONNECT circuit for end-to-end link simulation, annotated to show constituent components. (b) 64 simulated eye diagrams, 4 buses of 16 channels each, obtained from the link simulation. All 64 channels were simulated simultaneously across the same optical bandwidth. Eye amplitude decreases further into receiver due to off-resonance IL.

IL. These component models, defined and calculated in the Python environment, are automatically placed within the INTERCONNECT environment, as shown in Fig. 10a, for co-simulation.

We obtain eye diagrams for all 64 channels through the end-to-end link simulation, as highlighted in Fig. 10b. Non-idealities in the transmitter and receiver EICs are included in the model, such as realistic rise/fall time, jitter, and frequency response of the analog front-end. To ensure that these characteristics match those expected from the fabricated EIC, we used simulations of the EIC circuitry to validate our electrical models. Incorporation of the electrical component models, in addition to the measurement-based optical link model, allows the generation of eye diagrams for all channels with a pseudo random bit sequence (PRBS) of length  $2^7$  (PRBS-7). With an average comb laser power of 0 dBm per line, we achieve a calculated bit error rate (BER) of less than  $10^{-9}$  for all channels, error free transmission for most channels based on calculated BER, and error free transmission for all channels based on simulator-measured BER. We note that these results do not include an optical amplifier within the link, which enables us to meet the exceedingly low energy-per-bit metrics.

We estimate the thermal energy consumption for control of most constituent devices within the link, necessary due to variations in fabrication and changes in environmental temperature. Integrated micro-heaters are used for either of the dual rings of the Kerr comb for initialization and stability. Previously fabricated integrated Kerr combs indicate a thermal energy consumption of 49–100 fJ/b. As we continue through Tab. 1, we note that each 1.024 Tbps link consists of 9 (de-)interleaving structures, in which each structure contains 3 thermo-optic phase shifters for the (de-)interleaver MZI arm, the monitoring MZI arm, and the assistive ring, respectively. These integrated heaters, as shown in Fig. 3c, are necessary for interleaver alignment and flat-top response. Accounting for assumed  $\pi/16-\pi/8$  phase errors due to fabrication variations, we expect a required interleaver thermal energy consumption of about 70–132 fJ/b. The disk modulators and filters also utilize integrated heaters, as shown in Figs. 4a and 5a, respectively, to achieve high efficiency in thermal tuning. Based on previously measured

Table 1. Expected thermal energy consumption of both constituent components and total link, obtained by dividing the expected power dissipation by the link data rate. The expected energy efficiency for devices with substrate undercuts is also listed.

Component	w/o Undercuts	w/ Undercuts
Comb Source [fJ/b]	49 - 100	5 - 10
(De-)Interleavers [fJ/b]	70 - 132	7 - 13
Disk Modulators [fJ/b]	80 - 160	8 - 16
Disk Filters [fJ/b]	80 - 160	8 - 16
Total Thermal Energy [fJ/b]	$279\!-\!552$	28 - 55

statistical data regarding resonance variations and tuning efficiency, shown in Fig. 7e, and the anticipated operating temperature, we expect 80-160 fJ/b for both disk modulators and disk filters. We note, as shown in the last column of Tab. 1, that we expect at least a tenfold increase in energy efficiency with undercuts. Etching around the device and removing the immediate substrate result in an undercut device, surrounded by mostly air instead of oxide. Such a decrease in thermal conductivity results in a more concentrated temperature increase for a given power dissipation, which leads to vastly improved thermal energy efficiency.<sup>67,68</sup>

## 5. CONCLUSION

We presented the design and exploration of a Kerr comb–driven SiPh micro-resonator–based DWDM optical transceiver with a novel and scalable architecture enabled by even-odd channel interleaving and multi-FSR channel arrangement. The proposed architecture features a 1 Tbps/fiber data rate with a sub-pJ/b energy efficiency. We also discussed several practical design considerations and yield improvement strategies at device, architecture, and system levels, supported by a comprehensive link model simulation based on accurate device models made out of measurement results. We have taped out the transceiver PIC of the proposed architecture designed with co-packageability in mind—targeting an aggregated data rate of over 16 Tbps with a chip shoreline bandwidth density of over 2 Tbps/mm—and its architectural design variations on a custom 300 mm wafer through AIM Photonics, along with dedicated test structures of all constituent devices, subcomponents, and links for future validation and demonstration. The proposed transceiver architecture represents a feasible pathway for future ultra–energy-efficient multi-Tbps chip-to-chip connectivity with massively parallel wavelength channels for data center and HPC applications.

#### ACKNOWLEDGMENTS

This work was supported in part by the Defense Advanced Research Projects Agency (DARPA) under Common Heterogeneous Integration and IP Reuse Strategies (CHIPS) program contract number HR00111830002, in part by the U.S. Advanced Research Projects Agency–Energy under ENLITENED Grant DE-AR000843, and in part by the U.S. Defense Advanced Research Projects Agency under Photonics in the Package for Extreme Scalability (PIPES) Grant HR00111920014.

#### REFERENCES

- Miller, D., "Rationale and challenges for optical interconnects to electronic chips," *Proceedings of the IEEE* 88, 728–749 (June 2000).
- [2] Heck, M. J. R., Chen, H.-W., Fang, A. W., Koch, B. R., Liang, D., Park, H., Sysak, M. N., and Bowers, J. E., "Hybrid Silicon Photonics for Optical Interconnects," *IEEE Journal of Selected Topics in Quantum Electronics* 17, 333–346 (Mar. 2011).
- [3] Lucas, R., Ang, J., Bergman, K., Borkar, S., Carlson, W., Carrington, L., Chiu, G., Colwell, R., Dally, W., Dongarra, J., Geist, A., Grider, Gary Los Alamos National Laboratory, Haring, R., Hittinger, J., Hoisie, A., Klein, D. M., Kogge, P., Lethin, R., Sarkar, V., Schreiber, R., Shalf, J., Sterling, T., Stevens, R., Bashor, J., Brightwell, R., Coteus, P., Debenedictus, E., Hiller, J., Kim, K. H., Langston, H., Laros III, James Sandia National Laboratories, Leyffer, Sven Argonne National Laboratory, Murphy, R. M., Ross, Rob Argonne National Laboratory, Webster, C., and Wild, S., "DOE Advanced Scientific Computing Advisory Subcommittee (ASCAC) Report: Top Ten Exascale Research Challenges," Tech. Rep. 1222713, Office of Scientific and Technical Information (OSTI), U.S. Department of Energy (Feb. 2014).
- [4] Cheng, Q., Bahadori, M., Glick, M., Rumley, S., and Bergman, K., "Recent advances in optical technologies for data centers: A review," Optica 5, 1354 (Nov. 2018).
- [5] Rumley, S., Bergman, K., Seyedi, M. A., and Fiorentino, M., "Evolving Requirements and Trends of HPC," in [Springer Handbook of Optical Networks], Mukherjee, B., Tomkos, I., Tornatore, M., Winzer, P., and Zhao, Y., eds., 725–755, Springer International Publishing, Cham (2020).
- [6] Wu, Z., Dai, L. Y., Zhu, Z., Novick, A., Glick, M., and Bergman, K., "SiP architecture for accelerating collective communication in distributed deep learning," in [*Optical Fiber Communication Conference (OFC)* 2023], W1G.1, Optica Publishing Group, San Diego, California (2023).

- [7] Soref, R., "The Past, Present, and Future of Silicon Photonics," *IEEE Journal of Selected Topics in Quantum Electronics* 12, 1678–1687 (Nov. 2006).
- [8] Sun, C., Wade, M. T., Lee, Y., Orcutt, J. S., Alloatti, L., Georgas, M. S., Waterman, A. S., Shainline, J. M., Avizienis, R. R., Lin, S., Moss, B. R., Kumar, R., Pavanello, F., Atabaki, A. H., Cook, H. M., Ou, A. J., Leu, J. C., Chen, Y.-H., Asanović, K., Ram, R. J., Popović, M. A., and Stojanović, V. M., "Single-chip microprocessor that communicates directly using light," *Nature* **528**, 534–538 (Dec. 2015).
- [9] Atabaki, A. H., Moazeni, S., Pavanello, F., Gevorgyan, H., Notaros, J., Alloatti, L., Wade, M. T., Sun, C., Kruger, S. A., Meng, H., Al Qubaisi, K., Wang, I., Zhang, B., Khilo, A., Baiocco, C. V., Popović, M. A., Stojanović, V. M., and Ram, R. J., "Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip," *Nature* 556, 349–354 (Apr. 2018).
- [10] Gaeta, A. L., Lipson, M., and Kippenberg, T. J., "Photonic-chip-based frequency combs," *Nature Photonics* 13, 158–169 (Mar. 2019).
- [11] Chang, L., Liu, S., and Bowers, J. E., "Integrated optical frequency comb technologies," Nature Photonics 16, 95–108 (Feb. 2022).
- [12] Xu, Q., Schmidt, B., Pradhan, S., and Lipson, M., "Micrometre-scale silicon electro-optic modulator," *Nature* 435, 325–327 (May 2005).
- [13] Bogaerts, W., De Heyn, P., Van Vaerenbergh, T., De Vos, K., Kumar Selvaraja, S., Claes, T., Dumon, P., Bienstman, P., Van Thourhout, D., and Baets, R., "Silicon microring resonators," *Laser & Photonics Reviews* 6, 47–73 (Jan. 2012).
- [14] Timurdogan, E., Sorace-Agaskar, C. M., Biberman, A., and Watts, M. R., "Vertical Junction Silicon Microdisk Modulators at 25Gb/s," in [Optical Fiber Communication Conference/National Fiber Optic Engineers Conference 2013], OTh3H.2, OSA, Anaheim, California (2013).
- [15] Timurdogan, E., Sorace-Agaskar, C. M., Sun, J., Shah Hosseini, E., Biberman, A., and Watts, M. R., "An ultralow power athermal silicon modulator," *Nature Communications* 5, 4008 (Sept. 2014).
- [16] Xu, Q., Schmidt, B., Shakya, J., and Lipson, M., "Cascaded silicon micro-ring modulators for WDM optical interconnection," *Optics Express* 14(20), 9431 (2006).
- [17] Chen, C.-H., Ashkan Seyedi, M., Fiorentino, M., Livshits, D., Gubenko, A., Mikhrin, S., Mikhrin, V., and Beausoleil, R. G., "A comb laser-driven DWDM silicon photonic transmitter based on microring modulators," *Optics Express* 23, 21541 (Aug. 2015).
- [18] Kong, D., Xin, H., Kim, K., Liu, Y., Oxenlowe, L. K., Dong, P., and Hu, H., "Intra-Datacenter Interconnects With a Serialized Silicon Optical Frequency Comb Modulator," *Journal of Lightwave Technology* 38, 4677–4682 (Sept. 2020).
- [19] Wade, M., Anderson, E., Ardalan, S., Bhargava, P., Buchbinder, S., L. Davenport, M., Fini, J., Lu, H., Li, C., Meade, R., Ramamurthy, C., Rust, M., Sedgwick, F., Stojanovic, V., Van Orden, D., Zhang, C., Sun, C., Shumarayev, S. Y., O'Keeffe, C., Hoang, T. T., Kehlet, D., Mahajan, R. V., Guzy, M. T., Chan, A., and Tran, T., "TeraPHY: A Chiplet Technology for Low-Power, High-Bandwidth In-Package Optical I/O," *IEEE Micro* 40, 63–71 (Mar. 2020).
- [20] Mahajan, R., Li, X., Fryman, J., Zhang, Z., Nekkanty, S., Tadayon, P., Jaussi, J., Shumarayev, S., Agrawal, A., Jadhav, S., Singh, K. A., Alduino, A., Gujjula, S., Chiu, C.-P., Nordstog, T., Hosseini, K. J., Sane, S., Deshpande, N., Aygun, K., Sarkar, A., Dobriyal, P., Pothukuchi, S., Pogue, V., and Hui, D., "Co-Packaged Photonics For High Performance Computing: Status, Challenges And Opportunities," *Journal of Lightwave Technology* 40, 379–392 (Jan. 2022).
- [21] Hosseini, K., Kok, E., Shumarayev, S. Y., Chiu, C.-P., Sarkar, A., Toda, A., Ke, Y., Chan, A., Jeong, D., Zhang, M., Raman, S., Tran, T., Singh, K. A., Bhargava, P., Zhang, C., Lu, H., Mahajan, R., Li, X., Deshpande, N., O'Keeffe, C., Krishnamoorthy, U., Sun, C., Meade, R., Stojanovic, V., and Wade, M., "8 Tbps Co-Packaged FPGA and Silicon Photonics Optical IO," in [*Optical Fiber Communication Conference (OFC) 2021*], Th4A.2, Optica Publishing Group, Washington, DC (2021).
- [22] Hosseini, K., Kok, E., Shumarayev, S. Y., Jeong, D., Chan, A., Katzin, A., Liu, S., Roucka, R., Raval, M., Mac, M., Chiu, C.-P., Tran, T., Singh, K. A., Raman, S., Ke, Y., Li, C., Yang, L.-F., Chao, P., Lu, H., Luna, F., Li, X., Hoang, T. T., Sarkar, A., Toda, A., Mahajan, R., Deshpande, N., O'Keeffe, C., Krishnamoorthy, U., Stojanovic, V., Madden, C., Zhang, C., Sysak, M., Bhargava, P., Sun, C., and Wade, M., "5.12 Tbps

Co-Packaged FPGA and Silicon Photonics Interconnect I/O," in [2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)], 260–261, IEEE, Honolulu, HI, USA (June 2022).

- [23] Levy, J. S., Gondarenko, A., Foster, M. A., Turner-Foster, A. C., Gaeta, A. L., and Lipson, M., "CMOScompatible multiple-wavelength oscillator for on-chip optical interconnects," *Nature Photonics* 4, 37–40 (Jan. 2010).
- [24] Kippenberg, T. J., Gaeta, A. L., Lipson, M., and Gorodetsky, M. L., "Dissipative Kerr solitons in optical microresonators," *Science* 361, eaan8083 (Aug. 2018).
- [25] Liu, Y., Xuan, Y., Xue, X., Wang, P.-H., Chen, S., Metcalf, A. J., Wang, J., Leaird, D. E., Qi, M., and Weiner, A. M., "Investigation of mode coupling in normal-dispersion silicon nitride microresonators for Kerr frequency comb generation," *Optica* 1, 137 (Sept. 2014).
- [26] Xue, X., Xuan, Y., Liu, Y., Wang, P.-H., Chen, S., Wang, J., Leaird, D. E., Qi, M., and Weiner, A. M., "Mode-locked dark pulse Kerr combs in normal-dispersion microresonators," *Nature Photonics* 9, 594–600 (Sept. 2015).
- [27] Lobanov, V. E., Lihachev, G., and Gorodetsky, M. L., "Generation of platicons and frequency combs in optical microresonators with normal GVD by modulated pump," *EPL (Europhysics Letters)* **112**, 54008 (Dec. 2015).
- [28] Fülöp, A., Mazur, M., Lorences-Riesgo, A., Helgason, Ó. B., Wang, P.-H., Xuan, Y., Leaird, D. E., Qi, M., Andrekson, P. A., Weiner, A. M., and Torres-Company, V., "High-order coherent communications using mode-locked dark-pulse Kerr combs from microresonators," *Nature Communications* 9, 1598 (Apr. 2018).
- [29] Kim, B. Y., Okawachi, Y., Jang, J. K., Yu, M., Ji, X., Zhao, Y., Joshi, C., Lipson, M., and Gaeta, A. L., "Turn-key, high-efficiency Kerr comb source," *Optics Letters* 44, 4475 (Sept. 2019).
- [30] Padmaraju, K., Zhu, X., Chen, L., Lipson, M., and Bergman, K., "Intermodulation Crosstalk Characteristics of WDM Silicon Microring Modulators," *IEEE Photonics Technology Letters* 26, 1478–1481 (July 2014).
- [31] Rizzo, A., Daudlin, S., Novick, A., James, A., Gopal, V., Murthy, V., Cheng, Q., Kim, B. Y., Ji, X., Okawachi, Y., van Niekerk, M., Deenadayalan, V., Leake, G., Fanto, M., Preble, S., Lipson, M., Gaeta, A., and Bergman, K., "Petabit-Scale Silicon Photonic Interconnects With Integrated Kerr Frequency Combs," *IEEE Journal of Selected Topics in Quantum Electronics* 29, 1–20 (Jan. 2023).
- [32] London, Y., Van Vaerenbergh, T., Rizzo, A. J., Sun, P., Hulme, J., Kurczveil, G., Seyedi, A., Wang, B., Zeng, X., Huang, Z., Rhim, J., Fiorentino, M., and Bergman, K., "Energy Efficiency Analysis of Comb Source Carrier-Injection Ring-Based Silicon Photonic Link," *IEEE Journal of Selected Topics in Quantum Electronics* 26, 1–13 (Mar. 2020).
- [33] London, Y., Van Vaerenbergh, T., Ramini, L., Rizzo, A. J., Sun, P., Kurczveil, G., Seyedi, A., Rhim, J., Fiorentino, M., and Bergman, K., "Performance Requirements for Terabit-Class Silicon Photonic Links Based on Cascaded Microring Resonators," *Journal of Lightwave Technology* 38, 3469–3477 (July 2020).
- [34] Zheng, X., Chang, E., Shubin, I., Li, G., Luo, Y., Yao, J., Thacker, H., Lee, J.-H., Lexau, J., Liu, F., Amberg, P., Raj, K., Ho, R., Cunningham, J. E., and Krishnamoorthy, A. V., "A 33mW 100Gbps CMOS Silicon Photonic WDM Transmitter Using Off-Chip Laser Sources," in [Optical Fiber Communication Conference/National Fiber Optic Engineers Conference 2013], PDP5C.9, OSA, Anaheim, California (2013).
- [35] Zhang, C., Zhang, S., Peters, J. D., and Bowers, J. E., "8 × 8 × 40 Gbps fully integrated silicon photonic network on chip," Optica 3, 785 (July 2016).
- [36] Timurdogan, E., Sorace-Agaskar, C. M., Hosseini, E. S., and Watts, M. R., "An Interior-Ridge Silicon Microring Modulator," *Journal of Lightwave Technology* **31**, 3907–3914 (Dec. 2013).
- [37] Gehl, M., Long, C., Trotter, D., Starbuck, A., Pomerene, A., Wright, J. B., Melgaard, S., Siirola, J., Lentine, A. L., and DeRose, C., "Operation of high-speed silicon photonic micro-disk modulators at cryogenic temperatures," *Optica* 4, 374 (Mar. 2017).
- [38] Gevorgyan, H., Khilo, A., Wade, M. T., Stojanović, V. M., and Popović, M. A., "Miniature, highly sensitive MOSCAP ring modulators in co-optimized electronic-photonic CMOS," *Photonics Research* 10, A1 (Jan. 2022).
- [39] Magden, E. S., Li, N., Raval, M., Poulton, C. V., Ruocco, A., Singh, N., Vermeulen, D., Ippen, E. P., Kolodziejski, L. A., and Watts, M. R., "Transmissive silicon photonic dichroic filters with spectrally selective waveguides," *Nature Communications* 9, 3009 (Aug. 2018).

- [40] Novick, A., Wang, S., Rizzo, A., Parsons, R., Jang, K., and Bergman, K., "Tunable and Compact SiP Quasi-Dichroic Filter with ≥ 10 dB/nm Roll-Off Across C- & L-bands," in [2022 International Conference on Numerical Simulation of Optoelectronic Devices (NUSOD)], 171–172, IEEE, Turin, Italy (Sept. 2022).
- [41] Shi, W., Yun, H., Lin, C., Greenberg, M., Wang, X., Wang, Y., Fard, S. T., Flueckiger, J., Jaeger, N. A. F., and Chrostowski, L., "Ultra-compact, flat-top demultiplexer using anti-reflection contra-directional couplers for CWDM networks on silicon," *Optics Express* 21, 6733 (Mar. 2013).
- [42] Chen, J. and Shi, Y., "Flat-Top CWDM (De)Multiplexers Based on Contra-Directional Couplers With Subwavelength Gratings," *IEEE Photonics Technology Letters* **31**, 2003–2006 (Dec. 2019).
- [43] de Ridder, R. M. and Roeloffzen, C. G. H., "Interleavers," in [Wavelength Filters in Fibre Optics], Rhodes, W. T., Adibi, A., Asakura, T., Hänsch, T. W., Kamiya, T., Krausz, F., Monemar, B., Venghaus, H., Weber, H., Weinfurter, H., and Venghaus, H., eds., **123**, 381–432, Springer Berlin Heidelberg, Berlin, Heidelberg (2006).
- [44] Luo, L.-W., Ibrahim, S., Nitkowski, A., Ding, Z., Poitras, C. B., Ben Yoo, S. J., and Lipson, M., "High bandwidth on-chip silicon photonic interleaver," *Optics Express* 18, 23079 (Oct. 2010).
- [45] Horst, F., Green, W. M., Assefa, S., Shank, S. M., Vlasov, Y. A., and Offrein, B. J., "Cascaded Mach-Zehnder wavelength filters in silicon photonics for low loss and flat pass-band WDM (de-)multiplexing," *Optics Express* 21, 11652 (May 2013).
- [46] Akiyama, T., Oda, S., Nakasha, Y., Hayakawa, A., Tanaka, S., Tanaka, Y., and Hoshida, T., "Cascaded AMZ triplets: A class of demultiplexers having a monitor and control scheme enabling dense WDM on Si nano-waveguide PICs with ultralow crosstalk and high spectral efficiency," *Optics Express* 29, 7966 (Mar. 2021).
- [47] Rizzo, A., Cheng, Q., Daudlin, S., and Bergman, K., "Ultra-Broadband Interleaver for Extreme Wavelength Scaling in Silicon Photonic Links," *IEEE Photonics Technology Letters* 33, 55–58 (Jan. 2021).
- [48] Fahrenkopf, N. M., McDonough, C., Leake, G. L., Su, Z., Timurdogan, E., and Coolbaugh, D. D., "The AIM Photonics MPW: A Highly Accessible Cutting Edge Technology for Rapid Prototyping of Photonic Integrated Circuits," *IEEE Journal of Selected Topics in Quantum Electronics* 25, 1–6 (Sept. 2019).
- [49] Gopal, V., Rizzo, A., Hattink, M., Novick, A., Robinson, J., Hosseini, K., Hoang, T. T., and Bergman, K., "Simultaneous error-free data modulation with silicon microdisks in the multi-FSR regime for scalable DWDM links," in [Optical Fiber Communication Conference (OFC) 2023], M4E.4, Optica Publishing Group, San Diego, California (2023).
- [50] Chen, G. F. R., Ong, J. R., Ang, T. Y. L., Lim, S. T., Png, C. E., and Tan, D. T. H., "Broadband Silicon-On-Insulator directional couplers using a combination of straight and curved waveguide sections," *Scientific Reports* 7, 7246 (Aug. 2017).
- [51] Harris, N. C., Ma, Y., Mower, J., Baehr-Jones, T., Englund, D., Hochberg, M., and Galland, C., "Efficient, compact and low loss thermo-optic phase shifter in silicon," *Optics Express* 22, 10487 (May 2014).
- [52] Campbell, S. D., Sell, D., Jenkins, R. P., Whiting, E. B., Fan, J. A., and Werner, D. H., "Review of numerical optimization techniques for meta-device design [Invited]," *Optical Materials Express* 9, 1842 (Apr. 2019).
- [53] Gao, Z., Zhang, Z., and Boning, D. S., "Automatic Synthesis of Broadband Silicon Photonic Devices via Bayesian Optimization," *Journal of Lightwave Technology* 40, 7879–7892 (Dec. 2022).
- [54] Molesky, S., Lin, Z., Piggott, A. Y., Jin, W., Vucković, J., and Rodriguez, A. W., "Inverse design in nanophotonics," *Nature Photonics* 12, 659–670 (Nov. 2018).
- [55] Guan, H., Ma, Y., Shi, R., Zhu, X., Younce, R., Chen, Y., Roman, J., Ophir, N., Liu, Y., Ding, R., Baehr-Jones, T., Bergman, K., and Hochberg, M., "Compact and low loss 90° optical hybrid on a silicon-on-insulator platform," *Optics Express* 25, 28957 (Nov. 2017).
- [56] Mu, X., Wu, S., Cheng, L., and Fu, H., "Edge Couplers in Silicon Photonic Integrated Circuits: A Review," *Applied Sciences* 10, 1538 (Feb. 2020).
- [57] Ma, H., Huang, J., Zhang, K., and Yang, J., "Inverse-designed arbitrary-input and ultra-compact 1 × N power splitters based on high symmetric structure," *Scientific Reports* 10, 11757 (July 2020).
- [58] Akiyama, T., Nishizawa, M., Sugama, A., Nakasha, Y., Tanaka, S., Tanaka, Y., and Hoshida, T., "First Demonstration of Crosstalk-Free (< -38.5 dB) 32-ch DWDM Demultiplexer on Standard Si PIC Platform," in [Optical Fiber Communication Conference (OFC) 2022], Th4C.2, Optica Publishing Group, San Diego, California (2022).

- [59] "AIM Photonics." https://www.aimphotonics.com (2023).
- [60] Padmaraju, K., Chan, J., Chen, L., Lipson, M., and Bergman, K., "Thermal stabilization of a microring modulator using feedback control," *Optics Express* 20, 27999 (Dec. 2012).
- [61] Lee, D. Y., Zheng, X., Yao, J., Luo, Y., Lee, J.-H., Lin, S., Thacker, H., Bovington, J., Shubin, I., Djordjevic, S. S., Cunningham, J. E., Raj, K., and Krishnamoorthy, A. V., "Error-free operation of a polarization-insensitive 4λ × 25 Gbps silicon photonic WDM receiver with closed-loop thermal stabilization of Si microrings," *Optics Express* 24, 13204 (June 2016).
- [62] Li, H., Ding, R., Baehr-Jones, T., Fiorentino, M., Hochberg, M., Palermo, S., Chiang, P. Y., Xuan, Z., Titriku, A., Li, C., Yu, K., Wang, B., Shafik, A., Qi, N., and Liu, Y., "A 25 Gb/s, 4.4 V-Swing, AC-Coupled Ring Modulator-Based WDM Transmitter with Wavelength Stabilization in 65 nm CMOS," *IEEE Journal* of Solid-State Circuits 50, 3145–3159 (Dec. 2015).
- [63] Yu, K., Li, C., Li, H., Titriku, A., Shafik, A., Wang, B., Wang, Z., Bai, R., Chen, C.-H., Fiorentino, M., Chiang, P. Y., and Palermo, S., "A 25 Gb/s Hybrid-Integrated Silicon Photonic Source-Synchronous Receiver With Microring Wavelength Stabilization," *IEEE Journal of Solid-State Circuits* 51, 2129–2141 (Sept. 2016).
- [64] Agarwal, S., Ingels, M., Pantouvaki, M., Steyaert, M., Absil, P., and Van Campenhout, J., "Wavelength Locking of a Si Ring Modulator Using an Integrated Drop-Port OMA Monitoring Circuit," *IEEE Journal of Solid-State Circuits* 51, 2328–2344 (Oct. 2016).
- [65] Rakowski, M., Ban, Y., De Heyn, P., Pantano, N., Snyder, B., Balakrishnan, S., Van Huylenbroeck, S., Bogaerts, L., Demeurisse, C., Inoue, F., Rebibis, K. J., Nolmans, P., Sun, X., Bex, P., Srinivasan, A., De Coster, J., Lardenois, S., Miller, A., Absil, P., Verheyen, P., Velenis, D., Pantouvaki, M., and Van Campenhout, J., "Hybrid 14nm FinFET - Silicon Photonics Technology for Low-Power Tb/s/mm<sup>2</sup> Optical I/O," in [2018 IEEE Symposium on VLSI Technology], 221–222, IEEE, Honolulu, HI (June 2018).
- [66] Daudlin, S., Lee, S., Kilwani, D., Ou, C., Rizzo, A., Wang, S., Cullen, M., Molnar, A., and Bergman, K., "Ultra-dense 3D integrated 5.3 Tb/s/mm<sup>2</sup> 80 micro-disk modulator transmitter," in [Optical Fiber Communication Conference (OFC) 2023], M3I.1, Optica Publishing Group, San Diego, California (2023).
- [67] Coenen, D., Oprins, H., Ban, Y., Ferraro, F., Pantouvaki, M., Van Campenhout, J., and De Wolf, I., "Thermal Modelling of Silicon Photonic Ring Modulator with Substrate Undercut," *Journal of Lightwave Technology* 40, 4357–4363 (July 2022).
- [68] van Niekerk, M., Deenadalayan, V., Rizzo, A., Leake, G., Coleman, D., Tison, C. C., Fanto, M. L., Bergman, K., and Preble, S., "Wafer-Scale-Compatible Substrate Undercut for Ultra-Efficient SOI Thermal Phase Shifters," in [Conference on Lasers and Electro-Optics], JTh3B.24, Optica Publishing Group, San Jose, California (2022).
- [69] Wang, Y., Hulme, J., Sun, P., Jain, M., Seyedi, M. A., Fiorentino, M., Beausoleil, R. G., and Cheng, K.-T., "Characterization and Applications of Spatial Variation Models for Silicon Microring-Based Optical Transceivers," in [2020 57th ACM/IEEE Design Automation Conference (DAC)], 1–6, IEEE, San Francisco, CA, USA (July 2020).
- [70] Wang, Y., Sun, P., Hulme, J., Seyedi, M. A., Fiorentino, M., Beausoleil, R. G., and Cheng, K.-T., "Energy Efficiency and Yield Optimization for Optical Interconnects via Transceiver Grouping," *Journal of Lightwave Technology* 39, 1567–1578 (Mar. 2021).
- [71] Novick, A., Jang, K., Rizzo, A., James, A., Dave, U., Lipson, M., and Bergman, K., "CMOS-foundry compatible, broadband, and compact routing of multimode SOI waveguides," in [Optical Fiber Communication Conference (OFC) 2023], M4I.1, Optica Publishing Group, San Diego, California (2023).
- [72] Jang, K., Novick, A., Rizzo, A., and Bergman, K., "Universal CMOS-foundry compatible platform for ultra-low loss SOI waveguide bends," in [Optical Fiber Communication Conference (OFC) 2023], Th3A.5, Optica Publishing Group, San Diego, California (2023).
- [73] Rizzo, A., Dave, U., Novick, A., Freitas, A., Roberts, S. P., James, A., Lipson, M., and Bergman, K., "Fabrication-robust silicon photonic devices in standard sub-micron silicon-on-insulator processes," *Optics Letters* 48, 215 (Jan. 2023).
- [74] James, A., Rizzo, A., Wang, Y., Novick, A., Wang, S., Parsons, R., Jang, K., Hattink, M., and Bergman, K., "Process Variation-Aware Compact Model of Strip Waveguides for Photonic Circuit Simulation," *Journal of Lightwave Technology* Early Access, 1–14 (2023).

- [75] Wang, Y., Wang, S., Novick, A., James, A., Parsons, R., Rizzo, A., and Bergman, K., "Dispersion-engineered and fabrication-robust SOI waveguides for ultra-broadband DWDM," in [Optical Fiber Communication Conference (OFC) 2023], Th3A.4, Optica Publishing Group, San Diego, California (2023).
- [76] Rizzo, A., Dave, U., Freitas, A., Roberts, S. P., Novick, A., Lipson, M., and Bergman, K., "Fabrication-Robust Silicon Photonics Platform in Standard 220 nm Silicon Processes," in [2021 IEEE 17th International Conference on Group IV Photonics (GFP)], 1–2, IEEE, Malaga, Spain (Dec. 2021).
- [77] Novick, A., Jang, K., Rizzo, A., Parsons, R., and Bergman, K., "Low-loss wide-FSR miniaturized racetrack style microring filters for ≥ 1 tbps dwdm," in [Optical Fiber Communication Conference (OFC) 2023], Th3A.3, Optica Publishing Group, San Diego, California (2023).
- [78] Krishnamoorthy, A. V., Xuezhe Zheng, Guoliang Li, Jin Yao, Pinguet, T., Mekis, A., Thacker, H., Shubin, I., Ying Luo, Raj, K., and Cunningham, J. E., "Exploiting CMOS Manufacturing to Reduce Tuning Requirements for Resonant Optical Devices," *IEEE Photonics Journal* 3, 567–579 (June 2011).
- [79] Georgas, M., Leu, J., Moss, B., Sun, C., and Stojanovic, V., "Addressing link-level design tradeoffs for integrated photonic interconnects," in [2011 IEEE Custom Integrated Circuits Conference (CICC)], 1–8, IEEE, San Jose, CA, USA (Sept. 2011).
- [80] Liu, D., Zhang, C., Liang, D., and Dai, D., "Submicron-resonator-based add-drop optical filter with an ultra-large free spectral range," *Optics Express* 27, 416 (Jan. 2019).
- [81] "Lumerical INTERCONNECT." https://www.ansys.com/products/photonics/interconnect (2023).